

Starload Schematics

Skylake-U

2016-02-18


REV : A00

GPU - PAGE 71
SENSOR BD - PAGE 83
IO BD - PAGE 85
KEYBOARD - PAGE 91

DY : None Installed


UMA: UMA only installed

OPS: DISCRTE OPTIMUS installed


<Variant Name>		
 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Cover Page		
Size A3	Document Number Starload SKL-U	Rev A00
Date: Thursday, February 18, 2016	Sheet 1	of 106


Project code: 4PD07S010001
PCB P/N: 15264
Revision: A00

Star lord SKL-U Block Diagram




CLK Block Diagram






PCH SMBus Block Diagram




KBC SMBus Block Diagram




<Core Design>

Thermal Block Diagram




Audio Block Diagram






```
[PECI] and [PROCHOT#]
Impedance control: 50 ohm
```









Figure 10-1. Routing Illustration for PROCHOT# Topology










SVID DATA

Layout Note:
The total Length of Data and Clock (from CPU to each VR) must be equal (± 0.1 inch).
Route the Alert signal between the Clock and the Data signals.



SVID CLOCK



SVID 543016:

Figure 10-7. Routing Illustration for SVID Topology





Table 10-10. SVID Bus Routing Guidelines

Signal	W1 [inches]	W2 [inches]	W3/4/5 [inches]	W2+W3+W4+W5 [inches]	W51 [inches]	W52 [inches]	R ₅₀₁ [°]	R ₅₀₂ [°]	R ₅₁ [°]	R ₅₂ [°]	VCC [V]
VIDSOUT	0.5-3	1-15	0.5-4	3-17	<0.1	<0.1	100	100	0	10	1.8
VIDSCN							Empty	45	0	50	
VIDALERT #							56	Empt Y	220	0	

Main Func = CPU

Dummy, Vendor suggest
20141117




HDMI


DP and DP to VGA

HDMI

Check



- [57] HDMI_DATA2#
- [57] HDMI_DATA2
- [57] HDMI_DATA1#
- [57] HDMI_DATA1
- [57] HDMI_DATA0#
- [57] HDMI_DATA0
- [57] HDMI_CLK#
- [57] HDMI_CLK
- [38] PCH_DPC_N0
- [38] PCH_DPC_P0
- [38] PCH_DPC_N1
- [38] PCH_DPC_P1
- [38] PCH_DPC_N2
- [38] PCH_DPC_P2
- [38] PCH_DPC_N3
- [38] PCH_DPC_P3



071.SKYLA.000U

(#543016) The Skylake U/Y processor supports only two DDI ports - Port 1 and Port 2.



(#543016) eDP_RCOMP Guideline

Signal	Trace Width	Isolation Spacing	Resistor Value	Length
eDP_RCOMP	20 mils	25 mils	24.9 Ω \pm 1%	Max = 100 mils

(#543016) DDI Disabling and Termination Guidelines

Port	Strap	Enable Port	Disable Port
Port 1	DDPB_CTRLDATA	PU to 3.3 V with 2.2-k \pm 5% resistor	NC
Port 2	DDPC_CTRLDATA	PU to 3.3 V with 2.2-k \pm 5% resistor	NC

Design Guideline:
Skylake processor signal eDP_RCOMP should be connected to the VCCIO rail via a single 24.9 Ω \pm 1% resistor.



<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (DISPLAY)**

Size: A3 Document Number: **Starload SKL-U** Rev: **A00**

Date: Thursday, February 25, 2016 Sheet 8 of 106


(#543016 P02)

CORE

20140814 DAVID

U-line 23a 28W
IccMax current-10ms max = 34 A


220 0603 x 35 (5 DT)



SLICED GT

U-line 23a 28W
IccMax current-10ms max[A] = 67 A

220 0603 x35 (5 DT)



VCCSA

220 0603 x13 (5 DT)




Table 53-3. SKL U Bulk Decoupling Requirements

Bulk Decoupling Locations	Requirements	Notes
VCC Power Plane at VR output	1x 220uF (04.5mD ESR)	Placed at primary side near to VR output
VCC Power Plane at VR output	1x 220uF (04.5mD ESR)	Placed at backside side near to VR output
VCCGT Power Plane at VR output	2x 220uF (04.5mD ESR)	Placed at primary side near to VR output
VCCGT Power Plane at VR output	1x 220uF (04.5mD ESR)	Placed at primary side near to VR output. Additional components needed when supporting 23a
VCCGTx Power Plane at VR output	1x 220uF (04.5mD ESR)	Placed at primary side near to VR output. Only needed when supporting 23a
VCCIO Power Plane at VR output	2x 47uF 0805	Placed at primary side near to VR output
VCCSA Power Plane at VR output	2x 47uF 0805	Placed at primary side near to VR output

Note: These requirements are based on 1MHz switching frequency VR with bandwidth of up to 250kHz.

Table 53-4. Decoupling Requirements for SKL U Processor (Sheet 1 of 2)


Domain	Backside cap	Primary side cap	Placement guideline
VCC	9x 22uF 0603		Place on secondary side, underneath the package
	7x 10uF 0402		
	15x 1uF 0201		
		8x 47uF 0805 (6.3V)	Place as close to the package as possible
VCCGT	10x 10uF 0402		Place on secondary side, underneath the package
	12x 1uF 0201		
		3x 47uF 0805 (6.3V)	Place as close to the package as possible
		7x 22uF 0603	
VCCGTx	8x 10uF 0402		Place on secondary side, underneath the package
		3x 47uF 0805	Additional components needed when supporting 23a
		5x 22uF 0603	Only needed when supporting 23a
		8x 22uF 0603	Only needed when supporting 23a
VCCSA	7x 10uF 0402		Place on secondary side, underneath the package
	7x 1uF 0201		
VCCIO		6x 10uF 0402	Place as close to the package as possible
	2x 10uF 0402		Place on secondary side, underneath the package
VDDQ		4x 1uF 0201	Place as close to the package as possible
	2x 10uF 0402		Place on secondary side, underneath the package
VDDQC		4x 10uF 0402	Place as close to the package as possible
	1x 1uF 0201		Place on secondary side, underneath the package
VCCPL		1x 1uF 0402	Place as close to the package as possible
	1x 1uF 0402		Place as close to the package as possible
VCCST			

Table 53-4. Decoupling Requirements for SKL U Processor (Sheet 2 of 2)


Domain	Backside cap	Primary side cap	Placement guidelines
VCCSTG	1x 1uF 0402		Place on secondary side, underneath the package. Placeholder only
VCCSTG	2x 10uF 0402		Place on secondary side, underneath the package
VCCSTG	1x 10uF 0402		Place on secondary side, underneath the package
VCCSTG	6x 1uF 0201		

Main Func = CPU


PCH DERIVED RAILS





Size:0805 change to 0603
20141117



UNSLICED GT



VCCIO



Layout Note:

1uF :

C1174 near N15

C1180 near K15

C1173 near AF20


C1172 near N18

C1175 near AB19
22-7-1964

22UF :
G1100 G1104 ----- N15

C1182
10µF.

C1176 near N15



RF request 2016/01/12 modify

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (Power CAP2)Size
A3

Document Number	
-----------------	--

Starload SKL-U

Date: Thursday, February 18, 2016

Sheet 11 of 106

Main Func = PCH






Table 8-1. Switchable Graphics GPIO Requirements

GPIO	Usage
DGPU_PWR_EN#	BIOS drives to turn on/off the discrete graphics power.
DGPU_PWROK	dGPU voltage regulator drives to indicate power status to the PCH. It enables clocks to dGPU.
DGPU_HOLD_RST#	Discrete Graphics Enable signal. BIOS controls and a PCH GPIO drives. It gates Platform Reset to enable Reset for the dGPU.
DGPU_PRSENT#	Used only by the CRB or if Graphic Cards requiring AC caps on the motherboard or add-in card is supported on the platform to indicate that a card is present.

[#545659 Rev0.7]


GPIO Group Summary

GPIO Group	Power Pins	Voltage
Primary Well Group A (GPP_A)	VCCPGPPA	1.8V or 3.3V
Primary Well Group B (GPP_B)	VCCPGPPB	1.8V or 3.3V
Primary Well Group C (GPP_C)	VCCPGPPC	1.8V or 3.3V
Primary Well Group D (GPP_D)	VCCPGPPD	1.8V or 3.3V
Primary Well Group E (GPP_E)	VCCPGPPE	1.8V or 3.3V
Primary Well Group F (GPP_F)	VCCPGPPF	1.8V
Primary Well Group G (GPP_G)	VCCPGPPG	1.8V or 3.3V
Deep Sleep Well Group (GPD)	VCCPDSW_3p3	3.3V




#545659 (SKL_PCH_U_X_BDS Rev0.7)

Figure 3-1. HSIO Muxing on SKL PCH-LP (U Series)



5
Main Func = PCH




Main Func = PCH

Strap pin:

Port B / Port C Detected	Sampled at rising edge of PCH_PWROK
DDPB_CTRLDATA	0 = Port B is not detected. ★ 1 = Port B is detected.
DDPC_CTRLDATA	0 = Port C is not detected. ★ 1 = Port C is detected.

These two signals have weak internal pull-down.



PCH strap pin:




Flash Descriptor Security Override/ Intel ME Debug Mode	
HDA_SDOUT	Low = Default ★ High = Enable

The internal pull-down is disabled after PLTRST# deasserts



PCH strap pin:

NO REBOOT	
HDA_SPKR	★ Low = Enable (Default) High = Disable


The internal pull-down is disabled after PLTRST# deasserts



<Core Design>




Main Func = PCH





071.SKYLA.000U

<Core Design>

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title CPU_(RSVD)					
Size A4	Document Number Starload SKL-U				Rev A00
Date: Thursday, February 18, 2016		Sheet 22 of		106	

Main Func = PCH











Skylake U Processor Corner NCTF Motherboard Test Point Example


Pin Number	Pin Name	Description	Corner
BB70	NCTFVSS	Test Point (TP)	Corner BB71
BB67	NCTFVSS	Test Point (TP)	
BA71	NCTFVSS	Test Point (TP)	
AV71	NCTFVSS	Test Point (TP)	Corner BB1
BA1	NCTFVSS	Test Point (TP)	
BA2	NCTFVSS	Test Point (TP)	
AV1	NCTFVSS	Test Point (TP)	Corner A1
C1	NCTFVSS	Test Point (TP)	
A5	NCTFVSS	Test Point (TP)	
A70	NCTFVSS	Test Point (TP)	Corner A71
A67	NCTFVSS	Test Point (TP)	
B71	NCTFVSS	Test Point (TP)	
E71	NCTFVSS	Test Point (TP)	

Main Func = KBC









Just for Starload placement
2015/09/23 modify




BOARD, ID VERSION A-D	PULL-LOW RESISTOR	PULL-HIGH RESISTOR	VOLTAGE
EVT (SA)	100.0k	10.0k	3.0V
DVT1 (SB)	100.0k	20.0k	2.75V
DVT2 (SC)	100.0k	33.0k	2.48V
DVT3 (SD)	100.0k	47.0k	2.24V
X-build (1)	100.0k	64.9k	2.0V
Reserved	100.0k	76.8	1.87V
Reserved	100.0k	100.0k	1.65V
Reserved	100.0k	143.0k	1.358V
Reserved	100.0k	174.0k	1.204V
Reserved	100.0k	215.0k	1.048V



MODEL_ID_DET(907)	PULL-LOW RESISTOR	PULL-HIGH RESISTOR	VOLTAGE
Standard 1.5M_BBY	100.0k	16.0k-46.1k-250.0k	1.8V
Standard 1.5M_RBY	100.0k	17.1k-46.1k-250.0k	2.0V
Standard 1.5M_RBY	100.0k	17.4k-46.1k-250.0k	2.25V
Standard 1.5M_RBY	100.0k	17.4k-46.1k-250.0k	2.4V
Standard 1.5M_RBY	100.0k	17.4k-46.1k-250.0k	2.6V
Standard 1.5M_RBY	100.0k	17.4k-46.1k-250.0k	2.8V
Standard 1.5M_RBY	100.0k	17.4k-46.1k-250.0k	3.0V
Standard 1.5M_RBY	100.0k	17.4k-46.1k-250.0k	3.2V
Standard 1.5M_RBY	100.0k	17.4k-46.1k-250.0k	3.4V
Standard 1.5M_RBY	100.0k	17.4k-46.1k-250.0k	3.6V
Standard 1.5M_RBY	100.0k	17.4k-46.1k-250.0k	3.8V
Standard 1.5M_RBY	100.0k	17.4k-46.1k-250.0k	4.0V
Standard 1.5M_RBY	100.0k	17.4k-46.1k-250.0k	4.2V
Standard 1.5M_RBY	100.0k	17.4k-46.1k-250.0k	4.4V
Standard 1.5M_RBY	100.0k	17.4k-46.1k-250.0k	4.6V
Standard 1.5M_RBY	100.0k	17.4k-46.1k-250.0k	4.8V
Standard 1.5M_RBY	100.0k	17.4k-46.1k-250.0k	5.0V
Standard 1.5M_RBY	100.0k	17.4k-46.1k-250.0k	5.2V
Standard 1.5M_RBY	100.0k	17.4k-46.1k-250.0k	5.4V
Standard 1.5M_RBY	100.0k	17.4k-46.1k-250.0k	5.6V
Standard 1.5M_RBY	100.0k	17.4k-46.1k-250.0k	5.8V
Standard 1.5M_RBY	100.0k	17.4k-46.1k-250.0k	6.0V
Standard 1.5M_RBY	100.0k	17.4k-46.1k-250.0k	6.2V
Standard 1.5M_RBY	100.0k	17.4k-46.1k-250.0k	6.4V
Standard 1.5M_RBY	100.0k	17.4k-46.1k-250.0k	6.6V
Standard 1.5M_RBY	100.0k	17.4k-46.1k-250.0k	6.8V
Standard 1.5M_RBY	100.0k	17.4k-46.1k-250.0k	7.0V
Standard 1.5M_RBY	100.0k	17.4k-46.1k-250.0k	7.2V
Standard 1.5M_RBY	100.0k	17.4k-46.1k-250.0k	7.4V
Standard 1.5M_RBY	100.0k	17.4k-46.1k-250.0k	7.6V
Standard 1.5M_RBY	100.0k	17.4k-46.1k-250.0k	7.8V
Standard 1.5M_RBY	100.0k	17.4k-46.1k-250.0k	8.0V
Standard 1.5M_RBY	100.0k	17.4k-46.1k-250.0k	8.2V
Standard 1.5M_RBY	100.0k	17.4k-46.1k-250.0k	8.4V
Standard 1.5M_RBY	100.0k	17.4k-46.1k-250.0k	8.6V
Standard 1.5M_RBY	100.0k	17.4k-46.1k-250.0k	8.8V
Standard 1.5M_RBY	100.0k	17.4k-46.1k-250.0k	9.0V
Standard 1.5M_RBY	100.0k	17.4k-46.1k-250.0k	9.2V
Standard 1.5M_RBY	100.0k	17.4k-46.1k-250.0k	9.4V
Standard 1.5M_RBY	100.0k	17.4k-46.1k-250.0k	9.6V
Standard 1.5M_RBY	100.0k	17.4k-46.1k-250.0k	9.8V
Standard 1.5M_RBY	100.0k	17.4k-46.1k-250.0k	10.0V




Main Func = SPI Flash



Source	QUAD/DUAL fast read	DUAL fast read	SFDP
72.25128.0B1	O	O	O
	O	O	O
	O	O	O

Main Func = RTC



<Core Design>


DELL Wistron Corporation


21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title **Flash/RTC**

Size A3 Document Number **Starload SKL-U** Rev **A00**



Date: Thursday, February 25, 2016 Sheet 25 of 106






Device Control Pins				
	CTL1 (EC control)	CTL2	CTL3	ILIM_SEL
CDP	1	1	1	1
DCP Auto	0	1	1	X

Main Func = USB3.0 Port1






<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title USB switch			
Size	Document Number Starload SKL-U		Rev A00
Date: Thursday, February 25, 2016		Sheet 35 of	106

Main Func = USB3.0 Port1




USB2.0 Port2 and USB2.0 Port3 are on IOBD

USB3.0 Port1



USB 3.0 Connector Pin definition	
1	POWER
2	USB 2.0 D-
3	USB 2.0 D+
4	GND
5	StdA_SSRX- SuperSpeed RX
6	StdA_SSRX+
7	GND
8	StdA_SSTX- SuperSpeed TX
9	StdA_SSTX+

USB3.0 Port2




<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **USB30**

Size A3 Document Number: **Starload SKL-U** Rev: **A00**


Date: Thursday, February 25, 2016 Sheet 36 of 106




Main Func = TYPEC MUX



Main Func = Power Plane & Sequence




Reserve by NON DS3 function 20150413




DS3

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Connected_Standby(1/2)+DS3			
Size A4	Document Number Starload SKL-U		Rev A00
Date: Thursday, February 25, 2016		Sheet 41 of	106


Main Func = M-BAT Input






PR4433	2 cell	3 cell	4 cell
NVDC	100k	66.5k	82.5k
HYBRID	165k	182k	147k


```
SSID = PWR.Plane.Regulator_5V
```




```
SSID = PWR.Plane.Regulator_3D3V
```



RF request 2016/01/12 modify


Design Current=5A
7.5A<OCP>9A

Main Func = CPU_CORE



	U22 15W	U23a 15W
PR4662	48K (64.68735, 55L)	73.2K (64.73235, 55L)
PR4641	Dummy	73.2K (64.73235, 55L)
PR4640	12.4K (64.12425, 60L)	16.9K (64.16925, 60L)
PR4672	48.7K (64.48725, 60D)	100K (64.10035, 60L)
PR4658	90.9K (64.90925, 60L)	100K (64.10035, 60L)
PR4635	59K (64.59925, 60L)	59K (64.59925, 60L)
PR4629	110K (64.11035, 60L)	110K (64.11035, 60L)
PR4643	Dummy	10K (64.10805, 60L)
PR4654	Dummy	6.98K (64.69815, 60L)
PC4624	Dummy	0330 (78.33222, 2FL)
PR4642	1K (64.10035, 60L)	Dummy
PR4602	1.5K (64.15035, 60L)	1.5K (64.15035, 60L)
PC4602	15n (78.15322, 2FL)	15n (78.15322, 2FL)

Main Func = CPU_CORE



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

NCP81382MN_CPU_VCORE(2/3)

Size
A3



Document Number
Starload SKL-U

Rev	A00
-----	------------


Date: Thursday, February 25, 2016

Sheet 47 of 106



```
Main Func = CPU_CORE
```



Main Func = CPU_CORE




Confirm with EE:
22uF/0603 total 13pcs (DY 5 pcs)




OCP setting	
High	12A
Float	8A
Low	6A


Peak Current = 1470mA




```
SSID = PWR.Plane.Regulator_1D0V
```



Design Current : 9A
11.25A<OCP>13.5A



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size

Document Number

Starload SKL-U

Rev

Date: Thursday, February 25, 2016


Sheet 5

of


106

Main Func = 1D5V


APL5930 for 2D5V



$$V_{out} = 0.8V * (R1 + R2) / R2$$




S-1339D15-M5001 for 1D5V_S0



Design Current = 16mA

APL5930 for 1D8V_S5



$$V_{out} = 0.8V * (R1 + R2) / R2$$

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size	A3
------	----






Document Number

Starload SKL-U

Rev	400
-----	-----


Date: Thursday, February 25, 2016

Sheet 54 of 106












DVT2 03/24

Main Func = HDMI





Change symbol part number, because origin symbol is DELL OBS part




Main Func = HDD


SATA HDD Connector



Main Func = ODD

Main Func = dGPU





Modify by change to GDDR5
Stanley Lioa 2015-09-01





Table 3-37. GPCPLL_AVDD0/1, FXS_PLLVDD, and FB_PLL_DLL_AVDD0/1 Power Rail Filter Combined

GPU Package	PLL Rails	Capacitor Type	Footprint	Population	Location
GB3B-256	GPCPLL_AVDD0/1 + LX5_PLLVDD + FB_PLL_DLL_AVDD0/1	0.1 μ F X7R	0402	5	Under GPU
		22 μ F X5R	0805	1	Near GPU
		Bead Type			
		30 Ω (ESR=0.010 Ω)	0603	1	Near GPU







Table 3-10. GDDR5 GPU-Side FBVDD and FBVDDQ Combined Decoupling

GPU Package Type	Capacitor Type		Footprint	Population	Location
GB2B-64/ GB2-64 GDDR5	0.1 μF	X7R	0402	2	Under GPU
	1 μF	X7R	0603	2	Under GPU
	4.7 μF	X6S	0603	2	Under GPU
	10 μF	X5R	0805	1	Near GPU
	22 μF	X5R	0805	1	Hear GPU



Note: Reference NV-DDR5 CRB and DOR70 by GDDR5







Table 16. N165-GMR/-GTR GDDR5 Recommended Memories

Memory Type	FBVDD/FBVDDQ	Memory Density	Vendor	Manufacturer Part Number	Die Revision	Strap	Memory Speed CK Grade(MHz)	Memory Date Code Minimum	Status
GDDR5	1.35V/ 1.35V	256Mx16	Samsung	K4G41325FC-HC03	C-die	0x3	2500	N/A	Production ready
		128Mx32	Hynix	H5GC4H24AJR-T2C	A-die	0x6	2500	N/A	Production ready
		128Mx32	Samsung	K4G41325FC-HC03	C-die	0x3	2500	N/A	Production ready
		256Mx32	Hynix	H5GC4H24AJR-T2C	A-die	0x6	2500	N/A	Production ready
		256Mx32	Samsung	K4G80325FB-HC03	B-die	0x0	2500	N/A	Production ready
		512Mx16	Micron	MT51J256M32HF-60:A	A-die	0x1	2500	N/A	Production ready
			Samsung	K4G80325FB-HC03	B-die	0x0	2500	N/A	Production ready
			Micron	MT51J256M32HF-60:A	A-die	0x1	2500	N/A	Production ready

Note: For N165-GMR/-GTR, the maximum allowable memory case temperature is 85 °C.

Table 15-3. GB2B-64, GB4B-128 and GB3B-256 Multi-level Mode Strapping

Strap Pin Name	Logical Strapping Bit 3	Logical Strapping Bit 2	Logical Strapping Bit 1	Logical Strapping Bit 0
ROM_SCLCK	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
ROM_SI	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[0]
ROM_SO	DEVID_SEL	PCIE_CFG	SMB_ALT_ADDR	VGA_DEVICE
STRAP0	Keep foot print for pull-up to 3V3_AOH and pull-down to GND. Stuff 49.9 kΩ pull-up.			
STRAP1	Keep foot print for pull-up to 3V3_AOH and pull-down to GND. Do not stuff.			
STRAP2				
STRAP3				
STRAP4				

Table 15-2. Resistance Mapping to Hex Values


Resistor Values	Pull-Up to 3V3_MAIN	Pull-Down to GND
4.99 kΩ	1000	0000
10.0 kΩ	1001	0001
15.0 kΩ	1010	0010
20.0 kΩ	1011	0011
24.9 kΩ	1100	0100
30.1 kΩ	1101	0101
34.8 kΩ	1110	0110
45.3 kΩ	1111	0111

STRAP PIN MODE TABLE


PIN NAME	GB208: MULTI-LEVEL bit [3:0]	GF117: BINARY STRAPS
STRAP0	USER[3:0]	RAM_CFG[0]
STRAP1	3GIO_PADCFG_ADR[3:0]	RAM_CFG[1]
STRAP2	PCI_DEVVID[3:0]	RAM_CFG[2]
STRAP3	SOR[3:0]_EXPOSED	RAM_CFG[3]
STRAP4	RESERVED, PCIE_SPEED_CHANGE_GNE3, PCIE_MAX_SPEED, DP_PLL_VDD_33V	PCIE_MAX_SPEED
ROM_SCLCK	PCIDEVID[4], SUB_VENDOR, PCIDEVID[5], PEX_PLL_EN_TERM	SMB_ALT_ADDR
ROM_SI	RAMCFG[3:0]	SUB_VENDOR
ROM_SO	FB[1], FB[0], SMB_ALT_ADDR, VGA_DEVICE	VGA_DEVICE

Chip	N165-GMR	N165-GTR
Device ID	GM108-636-A2 (GB2b-64) GM108-736-A2 (GB4b-128)	GM108-670-A2 (GB2b-64) GM108-770-A2 (GB4b-128)
Core clock (MHz)	Variable	Variable
Memory interface	64b DDR3, GDDR5	64b DDR3, GDDR5
Core voltage (NVDD)	Variable	Variable
Package	GB2b-64 (23 mm × 23 mm 595 balls) GB4b-128 (29 mm × 29 mm 908 balls)	GB2b-64 (23 mm × 23 mm 595 balls) GB4b-128 (29 mm × 29 mm 908 balls)


Main Func = dGPU



Title			
GPU(5/5)PWR/GND			
Size	Document Number		Rev
Custom	Starload SKL-U		A00
Printer	Thursday, January 07, 2016	Sheet 6 of 13	









Frame Buffer Partition A-Lower Half




FBVREF Termination


Type	FBVREF%	Voltage	GPU GPIO10
Un-termination	50%	0.749V	High
Termination	70%	1.0617V	Low




Normal(MF=0)



Mirrored(MF=1)



<Core Design>



Frame Buffer Partition A-Upper Half










Table with 4 columns: Type, FBVREF%, Voltage, GPU_GPIO10. It shows termination values for FBVREF.



N16V_GM_B1
Config B

Design Current=33.5A
56.65A <OCP< 66.7A

Component Value	N15V-GM-S Config D	N16V-GM-B1 Config B
R1 (PR8223)	27K 64.27025,60L	20K 64.20025,60L
R2 (PR8206)	7.5K 64.75015,60L	20K 64.20025,60L
R3 (PR8209)	0	2K 63.80015,60L
R4+R5 (PR8209)	7.5K 64.75015,60L	1.5K 64.18025,60L
C (PC8223)	5.60F 78.56222,28L	2.70F 78.27224,28L

78.56222,28L:OBS REASON: 50V is more popular, change to 78.56224,28L

For tuning VGA_CORE sequence.

I/P cap: 10U 25V K0805 X5R/ 78.10622,51L
Inductor:CHIP CHORE 0.22UH PCMC104T-R22/ 1mohm/ Isat =60A rms /68.R2210.10C
O/P cap: CHIP CAP EL 330U 2.5V M6.3*4.4 Chemi-con/79.3371V.6CL
H/S: SIRA14DP-T1-GE3 / 6.8mohm/8.5mOhm@4.5Vgs/ 84.A14DP.037
L/S: SIRA06DP-T1-GE3 / 2.75mohm/3.5mOhm@4.5Vgs/ 84.SRA06.037

Design Current=33.5A
79.5A <OCP< 95.4A

N16V_GM_B1
Config B

Table 1. PWM-VID Spec and Component Values

PWM-VID Specification		Config A	Config B
Vmin	V	0.6	0.6
Vmax	V	1.2	1.2
Vboot	V	0.875	0.9
Voltage Step Vstep	mV	6.25	6.25
Number of Voltage Levels H level		96	96
PWM Frequency F _{PWM}	kHz	1.125	1.125
PWM Minimum Pulse Width T _{min}	ns	9.26	9.26
VID Transient Time T	us	<100	<100
Component Value			
R1 (1%)	KΩ	39	20
R2 (1%)	KΩ	39	20
R3 (1%)	KΩ	1.5	2
R4 (1%)	KΩ	30	18
R5 (1%)	KΩ	1.5	0
C	nF	1.5	2.7


<Core Design>

**Wistron Corporation**
21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsueh,
Taipei Hsien 221, Taiwan, R.O.C.



RT8812 VGACORE
Size A2 Document Number
Starload-SKL-U Rev **A00**
Date: Thursday, February 18, 2016 Sheet 11 of 13

Main Func = dGPU


[DG-07158-001 Rev03] Power up sequence: 3.3V => NVVDD (VGA_CORE) => PEK_VDD (1.05V) => FBVDD/Q (1.35V)




dGPU Power Discharge Circuit





RT8068A for 1D05_VGA



1D35V_VGA_S0





SY8288RAC for 1D35V










©Core Design

Main Func = Connector




Main Func = UnusedParts



Main Func = EMICapacitors



Mind the voltage rating of the caps.





SSD M.2

Important! SATA Host DEVSLP signals shall not be terminated since device shall terminate the signal.

- This is an open-drain pin on the PCH side. PCH will tri-state this pin to signal to the SATA device that it may enter a lower power state (pin will go high due to pull-up that's internal to the SATA device, per DEVSLP specification). PCH will drive pin low to signal an exit from DEVSLP state.
- When used as DEVSLP, no external pull-up or pull-down termination required from SATA Host DEVSLP.



SSD M.2 CONN



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			(Reserved)	
Size	Document Number	Starload SKL-U		Rev
A3				A00
Date: Thursday, February 25, 2016		Sheet	63	of 106

Low activated from KBC GPIO



Low activated from KBC GPIO

SATA LED





Add SATA LED solution by customer request 2016/02/03


<Core Design>








Keyboard



KB Backlight Power Consumption: 285mA max.




CAP LED Control
LOW active from KBC GPIO







GPIO_TPAD: TBD
(Touch pad wake# for S3 wake up @ PCH GPIO??)

Pin number	Pin name
1	VDD
2	DAT (I2C)
3	CLK (I2C)
4	GND
5	ATTN
6	GPIO
7	DAT (PS2)
8	CLK (PS2)



Main Func = IO Connector



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

<Core Design>

DELL Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title: **IO Board Connector**

Size A3 Document Number: **Starload SKL-U** Rev: **A00**


Date: Thursday, February 25, 2016 Sheet 66 of 106

Sheet 68 of 106


change 0603 0ohm , 20141118



For Sensor Orientation Setting



For MCU debug port



<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number

Starload SKL-U

Rev
A00

Date: Thursday, February 25, 2016


Sheet 69 of 106

Main Func = Hall Sensor



- no via, trace, under the sensor (keep out area around 2mm)
- stay away from the screw hole or metal shield soldering joints
- design PCB pad based on our sensor LGA pad size (add 0.1mm)
- solder stencil opening to 90% of the PCB pad size
- mount the sensor near the center of mass of the NB as possible as you can


Please help to close with U6602



- (1) Keep all signals are the same trace width. (included VDD, GND).
- (2) No VIA under IC bottom.

Main Func = UnusedParts


34.4YW18.001




SSID = EMI

Mind the voltage rating of the caps.


ZZ.00PAD.7F1



ZZ.00PAD.7G1











34.4Y802.011



STFSR158R113H62-GP




STFSR158R113H62-GP




Change to 0.1uF at 20150427 for EMI


SSID = RF




Change to 0.1uF at 20150427 for EMI



Remove EC8931,EC8932,EC8926,EC8930for placement



RF request 2016/01/12 modify




Change to 0.1uF at 20150427 for EMI


[illegible][illegible]

Title				Change History			
Size A3	Document Number					Rev	
	Starload SKL-U					A00	
Date: Thursday, February 18, 2016			Sheet	101	of	106	

GPU BOARD



Modify by change to GDDR5
Stanley Lioa 2015-09-01



Note:
Reference NV-DDR5 CRB and DOR70 by GDDR5




Table 3-37. GPCPLL_AVDD0/1, VCS_PLLVDD, and FB_PLL_DLL_AVDD0/1 Power Rail Filter Combined

GPU Package	PLL Rails	Capacitor Type	Footprint	Population	Location
GB3B-256	GPCPLL_AVDD0/1 + VCS_PLLVDD + FB_PLL_DLL_AVDD0/1	0.1 μ F X7R	0402	5	Under GPU
		22 μ F X5R	0805	1	Near GPU
		Bead Type			
		30 Ω (ESR=0.010 Ω)	0603	1	Near GPU






Table 3-10. GDDR5 GPU-Side FBVDD and FBVDDQ Combined Decoupling

GPU Package Type	Capacitor Type	Footprint	Population	Location
GB2B-64/ GB2-64 GDDR5	0.1 μ F	X7R 0402	2	Under GPU
	1 μ F	X7R 0603	2	Under GPU
	4.7 μ F	X6S 0603	2	Under GPU
	10 μ F	X5R 0805	1	Near GPU
	22 μ F	X5R 0805	1	Near GPU



Modify by change to GDDR5
Stanley Lioa 2015-09-01







Table 16. N165-GMR/-GTR GDDR5 Recommended Memories

Memory Type	FBVDD/FBVDDQ	Memory Density	Vendor	Manufacturer Part Number	Die Revision	Strap	Memory Speed CK Grade(MHz)	Memory Date Code Minimum	Status
GDDR5	1.35V/ 1.35V	256Mx16	Samsung	K4G41325FC-HC03	C-die	0x3	2500	N/A	Production ready
		128Mx32	Hynix	H5GC4H24AJR-T2C	A-die	0x6	2500	N/A	Production ready
		128Mx32	Samsung	K4G41325FC-HC03	C-die	0x3	2500	N/A	Production ready
		256Mx32	Hynix	H5GC4H24AJR-T2C	A-die	0x6	2500	N/A	Production ready
		512Mx16	Samsung	K4G80325FB-HC03	B-die	0x0	2500	N/A	Production ready
		512Mx16	Micron	MT51J256M32HF-60:A	A-die	0x1	2500	N/A	Production ready

Note: For N165-GMR/-GTR, the maximum allowable memory case temperature is 85 °C.

Table 15-3. GB2B-64, GB4B-128 and GB3B-256 Multi-level Mode Strapping

Strap Pin Name	Logical Strapping Bit 3	Logical Strapping Bit 2	Logical Strapping Bit 1	Logical Strapping Bit 0
ROM_SCLK	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
ROM_SI	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[0]
ROM_SO	DEVID_SEL	PCIE_CFG	SMB_ALT_ADDR	VGA_DEVICE
STRAP0	Keep foot print for pull-up to 3V3_AOH and pull-down to GND. Stuff 49.9 kΩ pull-up.			
STRAP1	Keep foot print for pull-up to 3V3_AOH and pull-down to GND. Do not stuff.			
STRAP2				
STRAP3				
STRAP4				

Table 15-2. Resistance Mapping to Hex Values

Resistor Values	Pull-Up to 3V3_MAIN	Pull-Down to GND
4.99 kΩ	1000	0000
10.0 kΩ	1001	0001
15.0 kΩ	1010	0010
20.0 kΩ	1011	0011
24.9 kΩ	1100	0100
30.1 kΩ	1101	0101
34.8 kΩ	1110	0110
45.3 kΩ	1111	0111


STRAP PIN MODE TABLE

PIN NAME	GB2B-64, GB4B-128 and GB3B-256 Multi-level Mode Strapping	GF117: BINARY STRAPS
STRAP0	USER[3:0]	RAM_CFG[0]
STRAP1	3GIO_PADCFG_ADR[3:0]	RAM_CFG[1]
STRAP2	PCI_DEVID[3:0]	RAM_CFG[2]
STRAP3	SOR[3:0]_EXPOSED	RAM_CFG[3]
STRAP4	RESERVED, PCIE_SPEED_CHANGE_GNE3, PCIE_MAX_SPEED, DP_PLL_VDD_33V	PCIE_MAX_SPEED
ROM_SCLK	PCIDEVID[4], SUB_VENDOR, PCIDEVID[5], PEX_PLL_EN_TERM	SMB_ALT_ADDR
ROM_SI	RAMCFG[3:0]	SUB_VENDOR
ROM_SO	FB[1], FB[0], SMB_ALT_ADDR, VGA_DEVICE	VGA_DEVICE


Chip	N165-GMR	N165-GTR
Device ID	GM108-636-A2 (GB2B-64) GM108-736-A2 (GB4B-128)	GM108-670-A2 (GB2B-64) GM108-770-A2 (GB4B-128)
Core clock (MHz)	Variable	Variable
Memory interface	64b DDR3, GDDR5	64b DDR3, GDDR5
Core voltage (NVDD)	Variable	Variable
Package	GB2B-64 (23 mm × 23 mm 595 balls) GB4B-128 (29 mm × 29 mm 908 balls)	GB2B-64 (23 mm × 23 mm 595 balls) GB4B-128 (29 mm × 29 mm 908 balls)

©Dell Design

Main Func = dGPU







Frame Buffer Partition A-Upper Half









Table with 4 columns: Type, FBVREF%, Voltage, GPU_GPIO10. It shows termination values for FBVREF.



N16V_GM_B1
Config B

Design Current=33.5A
56.65A <OCP< 66.7A

Component Value	N15V-GM-S Config D	N16V-GM-B1 Config B
R1 (PR8223)	27K 64.27025,60L	20K 64.20025,60L
R2 (PR8206)	7.5K 64.75015,60L	20K 64.20025,60L
R3 (PR8209)	0	2K 63.80015,60L
R4+R5 (PR8209)	7.5K 64.75015,60L	1.5K 64.18025,60L
C (PC8223)	5.60F 78.56222,28L	2.70F 78.27224,28L

78.56222,28L:OBS REASON: 50V is more popular, change to 78.56224,28L

For tuning VGA_CORE sequence.

I/P cap: 10U 25V K0805 X5R/ 78.10622,51L
Inductor:CHIP CHORE 0.22UH PCMC104T-R22/ 1mohm/ Isat =60A rms /68.R2210.10C
O/P cap: CHIP CAP EL 330U 2.5V M6.3*4.4 Chemi-con/79.3371V.6CL
H/S: SIRA14DP-T1-GE3 / 6.8mohm/8.5mOhm@4.5Vgs/ 84.A14DP.037
L/S: SIRA06DP-T1-GE3 / 2.75mohm/3.5mOhm@4.5Vgs/ 84.SRA06.037

Design Current=33.5A
79.5A <OCP< 95.4A

N16V_GM_B1
Config B

Table 1. PWM-VID Spec and Component Values




PWM-VID Specification		Config A	Config B
Vmin	V	0.6	0.6
Vmax	V	1.2	1.2
Vboot	V	0.875	0.9
Voltage Step Vstep	mV	6.25	6.25
Number of Voltage Levels H level		96	96
PWM Frequency F _{PWM}	kHz	1.125	1.125
PWM Minimum Pulse Width T _{min}	ns	9.26	9.26
VID Transient Time T _{us}	us	<100	<100
Component Value			
R1 (1%)	KΩ	39	20
R2 (1%)	KΩ	39	20
R3 (1%)	KΩ	1.5	2
R4 (1%)	KΩ	30	18
R5 (1%)	KΩ	1.5	0
C	nF	1.5	2.7

<Core Design>



RT8812 VGACORE		
Size A2	Document Number	Rev A00
Starload-SKL-U		
Date: Thursday, February 18, 2016	Sheet 11	of 13

[DG-07158-001 Rev03] Power up sequence:
3.3V ==> NVVDD (VGA_CORE) ==> PEX_VDD (1.05V) ==> FBVDD/Q (1.35V)



Main Func = Connector

GPU3

UNI-CONN48-6R-GP-U1
020.F0581.0048


GPU2

UNI-CONN28-6R-GP-U
020.F0588.0028








<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title GPU Connector		Rev A00
Size A3	Document Number Starload-SKL-U	
Date: Thursday, February 18, 2016	Sheet 13 of 13	




Main Func = UnusedParts




Main Func = EMICapacitors

Mind the voltage rating of the caps.




SENSOR BOARD


SSID = User.Interface



G sensor + E-compass



Gyroscope



Sensor Board

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **G+E Sensor / Gyro**


Size A3 Document Number **Starload Skylake sensor Board** Rev **A00**
Date: Wednesday, February 24, 2016 Sheet 2 of 2

IO BOARD

Starload IO board Block Diagram

Project code : 4PD07S010001
PCB P/N : 15915
Revision : A00

IO board



Starlord ROR



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Block Diagram

Size
A3



Document Number
Starlord-SKL-U

Rev
A00





Date: Tuesday, February 16, 2016

Sheet 2 of 6

IO = Card Reader




Pin name	Net name
SD_DAT1	SD_MMC_DAT1
SP1	SD_WP/MS_DATA1
SP2	SD_MMC_DATA0/MS_DATA5
SP3	MMC_DATA7/MS_DATA4
SP4	MMC_DATA6/MS_DATA0
SP5	SD_MMC_CLK/MS_DATA2
SP6	MMC_DATA5/MS_DATA6
SP7	SD_MMC Command/MS_DATA3
SP8	MMC_DATA4/MS_DATA7
SP9	SD_MMC_DATA3/MS_CLK
SP10	SD_MMC_DATA2/MS_BS







Pin Define		
Connector Pin No.	SD Card Pin No.	Pin Define
P1	P9	DAT2
P2	P1	DAT3
P3	P2	CMD
P4		CD
P5	P3	VSS1
P6	P4	VDD
P7	P5	CLK
P8	P6	VSS2
P9	P7	DAT0
P10	P8	DAT1
P11		W/P
P12		GND
P13		GND
P14		GND
P15		GND

IO = USB2.0

USB3.0 Port3 (IO Board)



Layout Note: Need to Close CON1




Starlord ROR



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
USB3.0 HUB / CONN		
Size	Document Number	Rev
A4	Starlord-SKL-U	A00
Date	Tuesday, February 23, 2016	
Sheet	4	of 6

IO = WLAN



Starlord ROR




IO = Power Button & RTC

Low actived from KBC GPIO

Power button BD

EMC Request for HSW 20140421



Starlord ROR

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			IO PWRBTN & RTC		
Size	Document Number		Rev		
A3	Starlord-SKL-U		A00		
Date:	Tuesday, February 16, 2016		Sheet	6	of 6

KEYBOARD

KB transfer board



Title			
Trasfer board			
Size A2	Document Number Starload SKL-U		Rev 000
Date: Tuesday, December 29, 2015		Sheet 2 of 2	